



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : C23C.	A2	(11) International Publication Number: WO 00/42231
		(43) International Publication Date: 20 July 2000 (20.07.00)

(21) International Application Number: PCT/US00/00964

(22) International Filing Date: 14 January 2000 (14.01.00)

(30) Priority Data:  
60/116,024 15 January 1999 (15.01.99) US(71) Applicant (for all designated States except US): THE  
REGENTS OF THE UNIVERSITY OF CALIFORNIA  
[US/US]; Suite 510, 2150 Shattuck Avenue, Berkeley, CA  
94720-0620 (US).


(72) Inventors; and

(75) Inventors/Applicants (for US only): FRANKE, Andrea  
[US/US]; 373 Cory Hall, Berkeley, CA 94702 (US).  
HOWE, Roger, T. [US/US]; 485 Cory Hall, Berkeley, CA  
94720 (US). KING, Tsu-Jae [US/US]; 567 Cory Hall,  
Berkeley, CA 94720 (US).(74) Agents: EGAN, William, J. et al.; Fish & Richardson P.C.,  
2200 Sand Hill Road #200, Menlo Park, CA 94025-6936  
(US).(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR,  
BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI,  
GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP,  
KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG,  
MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE,  
SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ,  
VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD,  
SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG,  
KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY,  
DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,  
SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW,  
ML, MR, NE, SN, TD, TG).

## Published

Without international search report and to be republished  
upon receipt of that report.

(54) Title: POLYCRYSTALLINE SILICON GERMANIUM FILMS FOR FORMING MICRO-ELECTROMECHANICAL SYSTEMS



## (57) Abstract

This invention relates to micro-electromechanical systems using silicon-germanium films.

Best Available Copy

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

# POLYCRYSTALLINE SILICON GERMANIUM FILMS FOR FORMING MICRO-ELECTROMECHANICAL SYSTEMS

5

## CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of the earlier filing date of U.S. Provisional Application No. 60/116,024, filed Jan. 15, 1999, which is incorporated herein by reference.

## BACKGROUND

10

This invention relates to micro-electromechanical systems (MEMS), and more particularly to the fabrication of microstructures using structural and sacrificial films.

15

Surface micromachining is the fabrication of thin-film microstructures by the selective removal of a sacrificial film. Since the 1980s, polycrystalline silicon (poly-Si), deposited by low-pressure chemical vapor deposition (LPCVD), has become established as an important microstructural material for a variety of applications. Silicon dioxide (SiO<sub>2</sub>) is typically used for the sacrificial layer and hydrofluoric acid (HF) is used as the selective "release" etchant in poly-Si micromachining. The successful application of poly-Si to inertial sensors, for example, is owing to the excellent mechanical properties of poly-Si films and to the widespread availability of deposition equipment for poly-Si and SiO<sub>2</sub> films, both of which are standard materials for integrated-circuit fabrication.

20

Co-fabrication of surface microstructures and microelectronic circuits in a modular fashion is advantageous in many cases, from the perspectives of system performance and cost. Given the maturity of the microelectronics industry and the complexity and refinement of integrated-circuit processes, it is highly desirable if the MEMS can be fabricated after completion of the electronic circuits with conventional metallization, such as aluminum (Al) metallization. While this "MEMS-last" strategy is

25

infeasible for poly-Si microstructures because the deposition and stress-annealing temperatures for poly-Si films are much too high for aluminum or copper interconnects to survive, the MEMS-last strategy is nonetheless very desirable.

The state-of-the-art poly-Si integration strategy is to fabricate the thin-film stack of structural and sacrificial films prior to starting the electronic circuit process. There are several practical disadvantages to this "MEMS-first" approach. First, the highly tuned and complex electronics process may be adversely affected by the previous MEMS deposition, patterning, and annealing steps. For this reason, commercial electronics foundries are unlikely to accept the pre-processed wafers as a starting material. Second, the planarity of the wafer surface must be restored after completion of the MEMS thin-film stack, which can be accomplished by fabricating the MEMS in a micromachined well or by growing additional silicon through selective epitaxy. Third, the release of the structure occurs at the end of the electronics process and the electronic circuits must be protected against the hydrofluoric acid etchant. Finally, the MEMS-first approach requires that the MEMS and electronics be located adjacent to each other, with electrical interconnections that contribute significant parasitic resistance and capacitance and thereby degrade device performance.

## SUMMARY

In one aspect, the invention features a process for forming a micro-electromechanical system on a substrate. The process includes depositing a sacrificial layer of silicon-germanium onto the substrate; depositing a structural layer of silicon-germanium onto the sacrificial layer, where the germanium content of the sacrificial layer is greater than the germanium content of the structural layer; and removing at least a portion of the sacrificial layer.



In another aspect, the invention is directed to a process for forming a micro-electromechanical system. The process includes depositing onto a substrate a sacrificial layer of silicon oxide; depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ , at a temperature of about  $650^\circ\text{C}$  or less; and removing at least a portion of the sacrificial layer.

In yet another aspect, the invention is directed to a process which for forming a micro-electromechanical system, comprising the steps of depositing onto a substrate a sacrificial layer of polycrystalline germanium; depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$  at a temperature of about  $650^\circ\text{C}$  or less; and removing at least a portion of the sacrificial layer.

In another aspect, the invention is directed to a process which includes depositing a ground plane layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.6 < x < 0.8$ ; depositing onto the ground plane layer a sacrificial layer; depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ , at a temperature of about  $650^\circ\text{C}$  or less; and removing at least a portion of the sacrificial layer.

Various implementations of the invention may include one or more of the following features. The process may form one or more transistors on the substrate where the transistors are formed before the sacrificial and structural layers are deposited onto the substrate. The transistors may be formed using Cu metallization or Al metallization. The transistors may be formed without metallization before the sacrificial and structural layers are deposited onto the substrate and are metalized after the sacrificial and structural layers are deposited. The transistors may be MOS transistors or bipolar transistors.

The sacrificial layer may be composed of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.4 \leq x \leq 1$ . The sacrificial layer and the structural layer may be deposited at a temperature of about  $550^\circ\text{C}$  or less. The germanium concentration of the structural layer may vary through its depth.

The process may remove portions of the structural layer to achieve a desired three-dimensional shape. The sacrificial layer may be completely removed. The sacrificial layer may be removed by exposing it to a solution comprising hydrogen peroxide, ammonium hydroxide, and water, or HF. Before the sacrificial layer is exposed to HF, 5 amorphous silicon may be deposited on the substrate.

In another aspect, the invention is directed to a micro-electromechanical system. The system includes a substrate; one or more structural layers of  $\text{Si}_{1-x}\text{Ge}_x$ , formed on the substrate, where  $0 < x \leq 1$ ; and one or more transistors formed on the substrate.

Various implementations of the microelectromechanical system may include 10 one or more of the following features. The micro-electromechanical system may feature a glass or a silicon substrate. It may comprise at least portions of one or more sacrificial layers of silicon-germanium formed under structural layers, where the germanium content of the one or more sacrificial layers is greater than the germanium content of the respective structural layers. The system may also 15 comprise at least portions of one or more sacrificial layers of silicon oxide formed under structural layers. The one or more transistors in the micro-electromechanical system may be MOS transistors or bipolar transistors.

The one or more structural layers in the micro-electromechanical system are deposited above the one or more transistors. The one or more structural layers may 20 be deposited onto an upper level of a metal interconnect of the one or more transistors. The one or more structural layers include a ground plane which is electrically connected to the upper level of the metal interconnect. The one or more structural layers may form a resonator, or may be incorporated into an optical device.

25 The details of one or more implementations of the invention are set forth in

the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

A principal advantage of using poly-silicon-germanium is its much lower deposition temperature than LPCVD poly-Si; furthermore, a dopant-activation and residual stress annealing step, if even necessary, can be conducted at a much lower temperature than for LPCVD poly-Si. In fact, the *in situ* doped, p-type poly-silicon-germanium (poly-Si<sub>(1-x)</sub>Ge<sub>x</sub>) does not require an annealing step, because its as-deposited resistivity, residual stress and stress gradient are sufficiently low for many MEMS applications. *In situ* doped p-type poly-Si<sub>(1-x)</sub>Ge<sub>x</sub> films may be used as the structural layer, both to maximize the deposition rate and to minimize the film's resistivity. As a result, poly-silicon-germanium (poly-Si<sub>(1-x)</sub>Ge<sub>x</sub>) microstructures can be fabricated using a "MEMS-last" paradigm directly on top of state-of-the-art microelectronics. The initial layer of poly-SiGe can be deposited directly onto an upper-level of a metal interconnect in the electronic process. The low thermal budget does not come at the price of degraded performance: the mechanical properties of poly-Si<sub>(1-x)</sub>Ge<sub>x</sub>, such as the intrinsic damping parameter and fracture strain, are in the same range as those of poly-Si.

Another advantage of LPCVD poly-Si<sub>(1-x)</sub>Ge<sub>x</sub> films is that they may be used for the sacrificial layers, as well as the microstructural layers. Germanium or germanium-rich poly-SiGe films are etched selectively with respect to poly-SiGe films containing at least 30 percent Si by using hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>) as a release etchant. The elimination of HF as the release etchant greatly simplifies the final steps and increases the safety of the process. Hydrogen peroxide does not attack the upper layers in microelectronic structures, such as aluminum, oxides, or oxynitrides; as a result, there is no need for special masking films to protect the electronics during the release etch. The

extreme selectivity of hydrogen peroxide to germanium-rich films also eliminates the need for closely spaced etch-access holes in microstructural layers. As a result, MEMS designers can create unperforated plates for such applications as micro-mirrors, where etch-access holes are undesirable.

5 Still another advantage is that by using poly-Si<sub>(1-x)</sub>Ge<sub>x</sub> films, which enables the MEMS-last strategy, designers can access any integrated circuit (IC) foundry for the integrated-circuit portion of the system, since no modification whatsoever is needed to the microelectronics process.

SiGe promises to revolutionize MEMS technology by easing modular integration  
10 with CMOS devices, for example, using standard processing techniques, increasing process throughput and yield, improving molded microstructure (HEXSIL) fabrication, and enabling new device designs. These improvements are economically viable, since an LPCVD Si furnace can be converted to a SiGe furnace simply by adding another input gas.

15 The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

## 20 DESCRIPTION OF DRAWINGS

FIG. 1A is a top view of a MEMS resonator and a microelectronics amplifier built side-by-side.

FIG. 1B is a top view of a MEMS resonator built on top of a microelectronics amplifier.

FIGS. 2-7 are cross-sectional views illustrating steps in the fabrication of the resonator and the amplifier of FIG. 1B.

FIGS. 8-13 are cross-sectional views illustrating alternative steps in the fabrication of the resonator and the amplifier of FIG. 1B.

FIG. 14 is a graph illustrating the frequency response of a microresonator and CMOS amplifier like that of FIG. 1A.

FIG. 15 is a cross-sectional view of a resonator fabricated on top of a five-level CMOS device.

FIG. 16 is a cross-sectional view of a HEXSIL structure having silicon oxide and germanium as sacrificial layers.

Like reference symbols and reference numbers in the various drawings indicate like elements.

## DETAILED DESCRIPTION

The present invention is directed to the use of a  $\text{Si}_{1-x}\text{Ge}_x$  material, where  $0 < x \leq 1$ , for fabricating MEMS devices. The present invention will be described in terms of several representative embodiments and process steps in fabricating a MEMS resonator with pre-existing microelectronics.

Poly-SiGe is a semiconductor alloy material which has properties similar to Poly-Si, but can be processed at substantially lower temperatures. Table 1 provides a comparison of the various properties of poly-Si and poly-Ge.

	<i>Poly-Si</i>	<i>Poly-Ge</i>
<b>Thermal Properties:</b>		
Melting temperature (°C)	1415	937
T <sub>deposition</sub> (°C)	~600	~350
T <sub>stress anneal</sub> (°C)	900	<550
Thermal expansion (10 <sup>-6</sup> /K)	2.6	5.8
<b>Mechanical Properties:</b>		
Young's Modulus (Gpa)	173	132
Fracture strength (Gpa)	2.6+/-0.3	2.2+/-0.4
<b>Electrical Properties:</b>		
Bandgap at 300K (eV)	1.12	.66
Electron affinity (V)	4.15	4.00

**Table 1: Properties of poly-Si and poly-Ge**

Fig. 1A shows the top view of device 120 including a CMOS trans-resistance amplifier 100 and a microresonator 105 in a side-by-side configuration. The resonator

105 is a comb-drive device fabricated with microfabrication equipment using p-type Si<sub>1-x</sub>Ge<sub>x</sub>, where 0 < x ≤ 1, as the structural material and Ge as the sacrificial material. In this particular device, x = 0.64. Resonator microstructures are described in U.S. Patent 5,025,346; U.S. Patent 5,491,604; U.S. Patent 5,537,083; and U.S. Patent 5,839,062.

These patents are all assigned to the assignee of the present application and are incorporated herein by reference.

The amplifier 100 may include one or more transistors. The transistors may be MOS or bipolar transistors. The transistors may be formed on a silicon substrate.

Fig. 1B shows amplifier 100 and microresonator 105 in a vertical configuration on device 120. The low deposition temperature of SiGe films makes it possible to deposit the MEMS structure after completion of the microelectronics. Therefore, resonator 105

can be fabricated directly on top of amplifier 100. This vertical configuration reduces interconnect resistance and capacitance inherent in the side-by-side configuration of Fig. 1A, enhancing device performance.

Conventional low pressure chemical vapor deposition (LPCVD) equipment can be used to conformally deposit poly-SiGe films by thermal decomposition of germane ( $\text{GeH}_4$ ) and silane ( $\text{SiH}_4$ ) or disilane ( $\text{Si}_2\text{H}_6$ ). Film deposition using disilane as a silicon source allows for reduced deposition temperatures, when compared with films deposition using silane. The films may be deposited at temperatures of about  $650^\circ\text{C}$  or less, about  $550^\circ\text{C}$  or less, or even  $450^\circ\text{C}$  or less. Si deposition is catalyzed by the presence of Ge, so that the film deposition rate increases with increasing Ge content when the process is limited by surface reactions. Thus, the deposition temperature can be lowered by increasing the Ge content. Deposition rates of greater than  $50 \text{ \AA}/\text{minute}$  can be achieved at temperatures below  $475^\circ\text{C}$  for films with more than 50% Ge content, and at temperatures down to  $325^\circ\text{C}$  for pure Ge.

The Ge content in the structural and sacrificial layers can range from about 30 to 100 percent. As discussed below, however, the Ge content in the sacrificial  $\text{Si}_{(1-x)}\text{Ge}_x$  layer needs to be greater than that in the structural layer.

Poly- $\text{Si}_{1-x}\text{Ge}_x$  films can be heavily doped by the incorporation of dopants *in-situ* during deposition or *ex-situ* by ion implantation or diffusion and subsequent thermal annealing. The resistivity of p-type poly- $\text{Si}_{1-x}\text{Ge}_x$  films generally decreases with Ge content, due to increases in carrier mobility and dopant activation rate. However, the resistivity of n-type films increases with Ge content above about 40 percent, due to reductions in dopant activation rate.

Poly- $\text{Si}_{1-x}\text{Ge}_x$  films can be patterned by well-established wet-or dry-etching techniques. Germanium oxides are soluble in water; consequently, Ge-rich poly- $\text{Si}_{1-x}\text{Ge}_x$

is etched in oxidizing solutions such as  $H_2O_2$ . Ge is not attacked by nonoxidizing acids, such as HF, and bases. The  $Si_{1-x}Ge_x$  films with greater than about 60 percent Ge content are rapidly etched in the standard RCA, SC1 clean bath (1:1:5  $NH_4OH:H_2O_2:H_2O$ ). This solution can thus be used to etch both doped and undoped  $Si_{1-x}Ge_x$  films with a selectivity (to Si and  $SiO_2$ ) which increases exponentially with Ge content. Poly- $Si_{1-x}Ge_x$  films are not significantly affected by mildly oxidizing or non-oxidizing solutions which are typically used in wet cleaning processes. poly- $Si_{1-x}Ge_x$  is etched in fluorine-based plasmas. The plasma etch rate of poly  $Si_{1-x}Ge_x$  films increases with increasing Ge content due to the greater gasification rate of Ge atoms. High  $Si_{1-x}Ge_x$ -to-Si etch-rate ratios can easily be achieved using reactive ion etching.

In order to maintain a low thermal budget for the MEMS fabrication process, rapid thermal annealing (RTA) by high-power tungsten-halogen lamp irradiation can be employed to lower the resistivity of the poly- $Si_{1-x}Ge_x$  films. Because Ge has a lower energy band gap than Si, it absorbs the lamp radiation much more efficiently than Si. Its higher absorption coefficient results in selective heating of Ge during the anneal. This feature can be exploited to realize higher annealing temperatures for poly- $Si_{1-x}Ge_x$  or poly-Ge microstructural films than would otherwise be possible with furnace annealing. This selective annealing phenomenon is a unique advantage of poly- $Si_{1-x}Ge_x$  or poly-Ge microstructural films in lowering the thermal budget needed for MEMS fabrication.

Referring to Fig. 2-7, the process steps for the modular integration of mainstream microstructures, for example microresonator 105, with conventional CMOS circuitry, for example amplifier 100, are illustrated. A starting substrate 110 (Fig. 2) contains microelectronic circuitry, such as NMOS 210, fabricated using a conventional CMOS or BiCMOS transistor process. A metal interconnect 215 may be formed with Al or an alloy of Al. Alternatively, it can be formed by Cu or an alloy of Cu, or other standard



metallurgy. There can be barrier metals such as Ti/TiN (not shown) between interconnect 215 and substrate 110. The interconnect 215 is connected to a heavily doped p<sup>+</sup> type (p<sup>+</sup>) polycrystalline silicon (poly-Si) strap 205.

These figures are not to scale, so that all layers are clearly visible. Several metal interconnect layers are possible, but only one is shown for simplicity. The electronics are passivated with low-temperature-deposited silicon dioxide (LTO) 225. The LTO 225 is chemo-mechanically polished to achieve a planar surface.

Referring to Fig. 3, a via 305 is cut through LTO 225 to p<sup>+</sup> poly-Si connection strap 205 using conventional lithography and etch steps. In another embodiment, via 305 could go down to interconnect 215, eliminating the need for p<sup>+</sup> poly-Si connection strap 205 and thus reducing interconnect resistance.

Next, a layer 310 of p<sup>+</sup> poly-Si<sub>1-x</sub>Ge<sub>x</sub>, which will serve as the ground plane, is deposited and patterned. In one embodiment, an *in-situ* doped film is used. Alternatively, ground plane 310 can be formed by depositing an undoped film and subsequently doping it by ion implantation or diffusion processes well-known in the art. A p<sup>+</sup> poly-Si<sub>1-x</sub>Ge<sub>x</sub> material with 0.8 > x > 0.6 could be used for ground plane 310, as the Ge content must be high enough to enable low processing temperatures (for compatibility with metallized electronics), but cannot be so high that the ground plane would not be able to withstand the final microstructure-release etching step.

A variety of deposition and predeposition conditions are possible for this step and other steps mentioned elsewhere in this detailed description. It should be clear that the various deposition conditions are mentioned for illustrative purposes only. While there are other possible deposition conditions, the following deposition conditions for p<sup>+</sup> poly-Si<sub>1-x</sub>Ge<sub>x</sub> ground plane 310 are provided: predepositing an amorphous Si layer (not shown) of less than 5 nanometers by flowing for two minutes 200 standard cubic

centimeter per minute (sccm)  $\text{Si}_2\text{H}_6$  at a pressure of 300mT and a temperature of 425°C.

This is needed to allow the p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  ground plane to nucleate on LTO 225. The final ground plane thickness is approximately 500 nanometers, and it is deposited by flowing for 30 minutes 85 sccm  $\text{SiH}_4$ , 90 sccm  $\text{GeH}_4$ , and 50 sccm of the B dopant source gas (10%  $\text{B}_2\text{H}_6$  and 90%  $\text{SiH}_4$ ) at 600 mT and 450°C.

Figure 4 shows that a sacrificial layer 405 of poly-Ge is then deposited, and selectively etched down to p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  ground plane 310 in region 410 where the structural layer of the microstructure is to be anchored. The location of region 410 with respect to interconnect 215 is for illustrative purpose only and can be more to the right or to the left of the interconnect. The deposition conditions for the sacrificial layer 405 are as follows: predeposition: 5 min., 300 mT, 375°C, 200 sccm  $\text{Si}_2\text{H}_6$ ; and deposition: 165 min., 300 mT, 375°C, 220 sccm  $\text{GeH}_4$ .

These deposition conditions resulted in a 2.7 micron thick sacrificial layer 405. Again, the predeposition is needed for the poly-Ge to be able to deposit on LTO 225. It is possible to have poly- $\text{Si}_{1-x}\text{Ge}_x$  instead of poly-Ge as the sacrificial material for layer 405. However, the sacrificial poly- $\text{Si}_{1-x}\text{Ge}_x$  must have an x greater than the x for the structural poly- $\text{Si}_{1-x}\text{Ge}_x$ ; that is, the sacrificial material must have a higher Ge content than the structural layers. This is because the material with higher Ge content will be etched (sacrificed) faster in oxidizing solutions than the material with lower Ge content.

Next, in Fig. 5, a structural layer 505 of p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  is deposited and patterned. The deposition conditions for the layer 505 of p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  are as follows: predeposition: 2 min., 300 mT, 425°C, 200 sccm  $\text{Si}_2\text{H}_6$ ; and deposition: 180 min., 600 mT, 450°C, 85 sccm  $\text{SiH}_4$ , 90 sccm  $\text{GeH}_4$ , and 50 sccm of the B dopant source gas (10%

$\text{B}_2\text{H}_6$  and 90%  $\text{SiH}_4$ ).

The deposited structural layer 505 is a 3 micron thick film. Again the predeposition allows structural layer 505 to form on  $\text{SiO}_2$ . Although there should not have been any  $\text{SiO}_2$  surfaces, poly- $\text{Si}_{1-x}\text{Ge}_x$  can form a thin native oxide layer (not shown).

Referring to Fig. 6, opening 610 is then patterned and etched through sacrificial poly-Ge layer 405, ground-plane 310 and layer 225. This step exposes a metal bond pad 605. The standard release etchant used in conventional surface-micromachining technology is a hydrofluoric acid (HF) solution, which attacks metal and hence makes it difficult to clear bond-pad areas prior to microstructure release. The use of germanium as a sacrificial material makes it possible to expose the metal bond pad without risking any damage, since germanium is easily removed in an oxidizing solution which is benign to metal. This simplifies and improves the reliability of the packaging process.

In Fig. 7, sacrificial poly-Ge layer 405 is then etched away using an oxidizing solution such as  $\text{H}_2\text{O}_2$ . Finally, substrate 110 is rinsed and dried. Precautions to prevent stiction between structural layer 505 and ground plane 310 may be necessary. Note that this process allows MEMS structures to be fabricated directly on top of the electronics as depicted in Figures 1B and 7. This reduces parasitic resistances and capacitances associated with long interconnects, and also reduces cost by saving area.

This process flow is directly applicable to fabricating MEMS structures over standard electronic circuitry in which a p-type poly-Si layer is available to form interconnections between devices. It should be noted that sub-0.25 micron CMOS technology typically employs a poly-Si layer which is selectively doped ( $\text{n}^+$  in n-channel device regions,  $\text{p}^+$  in p-channel device regions), so that  $\text{p}^+$  poly-Si would be readily available for forming interconnecting straps between the MEMS and CMOS devices. Alternatively, the  $\text{p}^+$  poly- $\text{Si}_{1-x}\text{Ge}_x$  ground plane could be connected directly to a metal line, without the need for an intermediary poly-Si strap.

Although the use of Ge-rich poly-SiGe as a sacrificial layer has several advantages, the MEMS-last integration strategy is also feasible using oxide sacrificial layers. In this case, it is possible to use n-type or p-type poly-Si<sub>1-x</sub>Ge<sub>x</sub> as the structural layer. Since HF is the release etchant for oxide sacrificial layers, it is necessary to protect the electronic structures from attack by HF during release. A pinhole-free layer is needed that can be deposited at low temperatures (< 450°C) and that can withstand lengthy exposure to HF without degradation. Furthermore, the film cannot be highly conductive, or it will short out the poly-Si<sub>1-x</sub>Ge<sub>x</sub> microstructures. Amorphous silicon is found to be a useful film for this application.

Figs. 8-13 illustrate an alternative process of manufacturing a MEMS device, such as microresonator 105, directly on top of microelectronics, such as amplifier 100, using oxide as the sacrificial material. In Fig. 8, a starting substrate 112 contains microelectronic circuitry, such as NMOS 212, fabricated using a conventional CMOS or BiCMOS transistor process. A metal interconnect 217 may be formed with Al, Cu, an alloy of Al, an alloy of Cu, or other standard metallurgy. Here interconnect 217 is made of Al. There can be barrier metals such as Ti/TiN (not shown) between interconnect 217 and substrate 112. In this embodiment, a strap 805 connected to interconnect 217 is a heavily doped n-type (n<sup>+</sup>) polycrystalline silicon (poly-Si) material.

These figures are not to scale, so that all layers are clearly visible. Several metal interconnect layers are possible, but only one is shown for simplicity. The electronics are passivated with low-temperature-deposited silicon dioxide (LTO) 227.

As shown in Fig. 9, an amorphous Si ( $\alpha$ -Si) layer 905 is then deposited. This  $\alpha$ -Si is resistant to hydrofluoric acid (HF) and was demonstrated to protect the electronics, such as NMOS 212, from HF. Another LTO layer 910 is subsequently deposited to serve

as an etch-stop layer for a later etch step. This LTO layer 910 can be eliminated in other embodiments.

The deposition conditions for a 590 Å thick layer 905 include a two-step LPCVD process for flowing  $\text{Si}_2\text{H}_6$  at 500 mT. Step 1 is conducted at 450°C for 6 minutes, and  
5 step 2 is conducted at 410°C for 40 minutes.

In Fig. 10, via 1000 is then formed through multilayer stack layers 227, 905 and 910 using conventional lithography and etch steps. The via 1000 goes down to an n+ poly-Si connection strap 805. In other embodiments, the via(s) could go down to interconnect 217 instead and n+ poly-Si connection strap 805 could be eliminated,  
10 reducing interconnect resistance.

Next, an n+ poly-Ge layer 1010 is deposited. This n+ poly-Ge layer is the ground-plane layer. Although an *in-situ* doped film was used, ground-plane layer 1010 can be formed by depositing an undoped film and subsequently doping it by ion implantation or diffusion processes well-known in the art. It should be noted that instead  
15 of n+ or p+ poly-Ge, n+ or p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  with  $x < 1$  could be employed for the ground-plane layer. The ground plane layer is patterned using conventional lithography and etch processes.

The deposition conditions for a 3100 Å thick n+ poly-Ge ground plane layer 1010 include a LPCVD process conducted at 400°C and 300 mT: predeposition: 200 sccm  
20  $\text{Si}_2\text{H}_6$  for 1 minute; and deposition: 100 sccm  $\text{GeH}_4$  and 10 sccm 50%  $\text{PH}_3$ /50%  $\text{SiH}_4$  for 50 minutes.

Next, as shown in Fig. 11, a sacrificial layer 1100 of LTO is deposited. The LTO layer 1100 is chemo-mechanically polished to give a flat surface. The LTO layer 1100 is then etched down to the n+ poly-Ge ground plane in region 1110 where the structural

layer is to be anchored (e.g. on the right side of the figure) and connected to ground plane 1010.

As illustrated in Fig. 12, a structural layer of n+ poly-Ge 1200 is next deposited. Although an *in-situ* doped film can be used, structural layer 1200 can be formed by depositing an undoped film and subsequently doping it by ion implantation or diffusion as is well-known in the art. Again, it should be noted that instead of n+ or p+ poly-Ge, n+ or p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub> with  $x < 1$  could be employed for structural layer 1200. The structural layer 1200 is patterned using conventional lithography and etch processes.

The deposition conditions for forming a 2.2 micron thick n+ poly-Ge structural layer 1200 include a LPCVD process conducted at 400°C, 300 mT: predeposition: 200 sccm Si<sub>2</sub>H<sub>6</sub> for 1 minute; and deposition: 100 sccm GeH<sub>4</sub> and 10 sccm 50% PH<sub>3</sub>/50% SiH<sub>4</sub> for 4 hours and 45 minutes.

Referring to Fig. 13, the devices are next annealed with RTA of 550°C for 30 seconds in a nitrogen (N<sub>2</sub>) environment to lower the resistance of n+ poly-Ge layer 1200. The sacrificial LTO 1100 is then etched away using an HF-containing solution. Finally, substrate 112 is rinsed with water and then methanol, and air-dried. Typically, stiction between structural layer 1200 and ground plane layer 1010 occurs during the drying process, and extra steps are needed to avoid this problem. It is found that poly-Ge structural layer 1200 does not stick down to poly-Ge ground plane layer 1010. This advantageous low stiction property of poly-Ge may also exist for poly-Si<sub>1-x</sub>Ge<sub>x</sub> with  $x < 1$ . Note that this process allows the MEMS structures to be fabricated directly on top of the electronics as depicted in Figure 13. This reduces parasitic resistances and capacitances associated with long interconnects, and also reduces cost by saving area.

This process flow is directly applicable to fabricating MEMS structures over standard electronic circuitry in which an n+ poly-Si layer is available to form

interconnections between devices. It is also possible to use heavily doped p-type (p+) poly-Si<sub>1-x</sub>Ge<sub>x</sub> for the structural layer(s). If so, either a p+ poly-Si interconnection strap could be used, or the p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub> ground plane could be connected directly to a metal line, without the need for an intermediary poly-Si strap.

5 As a variation of the above processes, the transistors on the substrate may be formed without metallization before the sacrificial and structural layers for the microstructure are formed. The transistors may then be metallized after the sacrificial and structural layers are formed. However, this interleaved fabrication strategy does not have the manufacturing advantages of the post-electronics modular approaches described in  
10 Figs. 2-13.

The frequency response of an integrated poly-Ge resonator and standard CMOS amplifier is displayed in Figure 14. The ground plane and shuttle were biased at 50 V. The drive signal was an AC signal with 7V<sub>p-p</sub>. The device was tested in air and the resonator had a Q of 45 and a resonant frequency of 14.05 kHz. The frequency response  
15 shows that the device was fully functional.

While single layer interconnect layers are shown in the processes of Figs. 2-7 and Figs. 8-13, Fig. 15 illustrates that the several metal interconnect layers that are available in a modern CMOS device enable the design of short, well-shielded vertical interconnections between a MEMS structure and the electronics. The MEMS structure  
20 1500, such as a microresonator, is fabricated directly on a 5-level metal interconnect 1550. As shown, the microresonator includes drive electrodes 1505, a tuning fork resonator 1510, and sense electrodes 1515. The 5-level metal interconnect 1550 includes a DC bias 1520 to resonator 1510, and shields 1525 and 1530 to protect interconnect 1555 to drive electrodes 1505. The interconnect 1550 also includes shields 1540 and 1535 to  
25 protect interconnect 1545 to sense electrodes 1515. The integrated MEMS 1500 is

inexpensive to fabricate, since there is no need for a specialized, expensive electronics process and since the addition of the MEMS structure does not increase the die size. Finally, the extension to multiple structural layers is much easier than for MEMS-first integration strategies because the increase in thickness of the MEMS film stack has no  
5 impact on the electronics process.

The availability of several sacrificial materials ( $\text{SiO}_2$ , Ge-rich SiGe, and Si-rich SiGe) provides different design options for other devices, such as a HEXSIL structure of the type disclosed in U.S. Patent 5,660,680, assigned to the assignee as the subject application and which is incorporated herein by reference. As shown in Fig. 16, a  
10 HEXSIL structure 1615 of SiGe is formed in a Si mold 1620 using two sacrificial layers, an  $\text{SiO}_2$  layer 1610 and a Ge layer 1605. The ability to etch different sacrificial layers at different times during a process offers various design options. For example, the thermal coefficient of expansion of  $\text{SiO}_2$  layer 1610 is sufficiently different from that of Si mold 1620 so that cracks can result from cooling the mold after deposition. An HF etchant  
15 could also damage the mold with repeated use. Layers of Ge-rich SiGe and  $\text{SiO}_2$  could be used to make the thermal expansion coefficient of the sacrificial material match that of the Si mold. Also an  $\text{H}_2\text{O}_2:\text{NH}_4\text{OH}:\text{H}_2\text{O}$ , 1:1:5 solution bubbles at about  $70^\circ\text{C}$  which eases release of the molded structure from mold 1620. This solution would also not damage the mold.

20 Additionally, SiGe has unique properties that will allow the design of new devices. Unlike Si, Ge is reflective at the infrared wavelengths of interest for communication applications. The reflectivity of Ge is higher at wavelengths in the infrared and visible regimes. Optical switches and projection television applications may be able to use Ge reflectors without coatings to improve reflectivity. Such devices may  
25 be fabricated on glass substrates. The low processing temperatures for SiGe will allow



the use of low temperature materials. Relatively thick layers can be fabricated with less concern for wafer bow during processing. By grading the Ge concentration, three-dimensional sculpting of layered structures will be possible. The stress, Young's Modulus, density, and conductivity can be tailored by changing the Ge concentration.

5        A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.

## WHAT IS CLAIMED IS:

1. A process for forming a micro-electromechanical system, comprising:
  - depositing onto a substrate a sacrificial layer of silicon-germanium;
  - 5 depositing onto the sacrificial layer a structural layer of silicon-germanium, where the germanium content of the sacrificial layer is greater than the germanium content of the structural layer; and
  - removing at least a portion of the sacrificial layer.
2. The process of claim 1, wherein the sacrificial layer is composed of  $\text{Si}_x\text{Ge}_x$ , where  $0.4 \leq x \leq 1$ .
3. The process of claim 1, wherein the sacrificial layer and the structural layer are deposited at a temperature of about  $650^\circ\text{C}$  or less.
4. The process of claim 1, wherein the sacrificial layer and the structural layer are deposited at a temperature of about  $550^\circ\text{C}$  or less.
5. The process of claim 1, wherein the sacrificial layer is completely removed.
6. The process of claim 1, further comprising forming one or more transistors on the substrate.
7. The process of claim 6, wherein the one or more transistors are formed before the sacrificial and structural layers are deposited onto the substrate.
8. The process of claim 6, wherein the one or more transistors are formed using Cu metallization.
9. The process of claim 6, wherein the one or more transistors are formed using Al metallization.

10. The process of claim 6, wherein the sacrificial and structural layers are deposited onto the substrate at a temperature of about 550°C or less.

11. The process of claim 6, wherein the one or more transistors are formed without metallization before the sacrificial and structural layers are deposited onto the substrate; and further comprising metallizing the transistors after the sacrificial and structural layers are deposited onto the substrate.

12. The process of claim 6, wherein the one or more transistors are MOS transistors.

13. The process of claim 6, wherein the one or more transistors are bipolar transistors.

14. The process of claim 1 or claim 6, wherein the sacrificial layer is removed by exposure to a solution comprising hydrogen peroxide, ammonium hydroxide, and water.

15. The process of claim 1 or claim 6, wherein the sacrificial layer is removed by exposure to a solution comprising hydrogen peroxide.

16. The process of claim 1, wherein the germanium concentration of the structural layer varies through its depth.

17. The process of claim 16, further comprising removing portions of the structural layer to achieve a desired three-dimensional shape.

18. The process of claim 1, further comprising incorporating the system into an optical device.

19. A process for forming a micro-electromechanical system, comprising:  
depositing onto a substrate a sacrificial layer of silicon oxide;  
depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ ,  
at a temperature of about 650°C or less; and

removing at least a portion of the sacrificial layer.

20. The process of claim 19, wherein the sacrificial layer and the structural layer are deposited at a temperature of about 550°C or less.

21. The process of claim 19, wherein the sacrificial layer is completely removed.

22. The process of claim 19, further comprising forming one or more transistors on the substrate.

23. The process of claim 22, wherein the one or more transistors are formed before the sacrificial and structural layers are deposited onto the substrate.

10 24. The process of claim 22, wherein the one or more transistors are formed using Cu metallization.

25. The process of claim 22, wherein the one or more transistors are formed using Al metallization.

26. The process of claim 22, wherein the sacrificial and structural layers are deposited onto the substrate at a temperature of about 550°C or less.

27. The process of claim 22, wherein the one or more transistors are formed without metallization before the sacrificial and structural layers are deposited onto the substrate; and further comprising metallizing the transistors after the sacrificial and structural layers are deposited onto the substrate.

20 28. The process of claim 22, wherein the one or more transistors are MOS transistors

29. The process of claim 22, wherein the one or more transistors are bipolar transistors.

30. The process of claim 19, wherein the sacrificial layer is removed by exposure to a solution comprising HF.

31. The process of claim 22, wherein the sacrificial layer is removed by exposure to a solution comprising HF.

32. The process of claim 31, further comprising depositing amorphous silicon onto the substrate before the sacrificial layer is exposed to HF.

5 33. The process of claim 32, wherein two or more separate layers of amorphous silicon are deposited onto the substrate before the sacrificial layer is exposed to HF.

34. The process of claim 19, wherein the germanium concentration of the structural layer varies through its depth.

10 35. The process of claim 34, further comprising removing portions of the structural layer to achieve a desired three-dimensional shape.

36. The process of claim 19, further comprising incorporating the system into an optical device.

37. A micro-electromechanical system, comprising:

15 a substrate;

one or more structural layers of  $\text{Si}_{1-x}\text{Ge}_x$ , formed on the substrate, where  $0 < x \leq 1$ ;

and

one or more transistors formed on the substrate.

20 38. The micro-electromechanical system of claim 37, wherein the substrate is a silicon substrate.

39. The micro-electromechanical system of claim 37, wherein the substrate is a glass substrate.

40. The micro-electromechanical system of claim 37, further comprising at least portions of one or more sacrificial layers of silicon-germanium formed under

respective structural layers; where the germanium content of the one or more sacrificial layers is greater than the germanium content of the respective structural layers.

41. The micro-electromechanical system of claim 37, further comprising at least portions of one or more sacrificial layers of silicon oxide formed under respective structural layers.

42. The micro-electromechanical system of claim 37, wherein the one or more transistors are MOS transistors.

43. The micro-electromechanical system of claim 37, wherein the one or more transistors are bipolar transistors.

44. The micro-electromechanical system of claim 37, wherein the germanium concentration of at least one structural layer varies through its depth.

45. The micro-electromechanical system of claim 44, wherein the at least one structural layer has a desired three-dimensional shape.

46. The micro-electromechanical system of claim 37, incorporated into an optical device.

47. The micro-electromechanical system of claim 37, wherein the one or more structural layers form a resonator.

48. The micro-electromechanical system of claim 37, wherein the one or more structural layers are deposited above the one or more transistors.

49. The micro-electromechanical system of claim 48, wherein the one or more structural layers are deposited onto an upper level of a metal interconnect of the one or more transistors.

50. The micro-electromechanical system of claim 49, wherein the one or more structural layers form a ground plane which is electrically connected to the upper level of the metal interconnect.

51. A process for forming a micro-electromechanical system, comprising:

depositing onto a substrate a sacrificial layer of polycrystalline

germanium;

depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ ,

5 where  $0 < x < 1$  at a temperature of about  $650^\circ\text{C}$  or less; and

removing at least a portion of the sacrificial layer.

52. The process of claim 51, further including forming one or more transistors on the substrate.

53. The process of claim 52, wherein the one or more transistors are formed  
10 before the sacrificial and structural layers are deposited onto the substrate.

54. The process of claim 53, wherein the sacrificial and structural layers are deposited above the one or more transistors.

55. The process of claim 53, wherein the structural layer is deposited onto an upper level of a metal interconnect of the one or more transistors.

15 56. The process of claim 51 wherein the structural layer forms a ground plane.

57. A process for forming a micro-electromechanical system, comprising:

depositing onto a substrate a ground plane layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.8 > x > 0.6$ ;

depositing onto the ground plane layer a sacrificial layer;

20 depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$  at a temperature of about  $650^\circ\text{C}$  or less; and

removing at least a portion of the sacrificial layer.

1/9




Figure 1A






Figure 1B



**FIG. 2**



**FIG. 3**



3/9

FIG. 4




FIG. 5




FIG. 6





FIG. 7



5/9

FIG. 8





FIG. 9



6/9

FIG. 10




FIG. 11




FIG. 12.





FIG. 13



8/9




Fig. 14

9/9




Figure 15




Figure 16



(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
20 July 2000 (20.07.2000)

PCT

(10) International Publication Number  
**WO 00/42231 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 31/0312**,  
29/73, 8/227, C25D 5/02

(21) International Application Number: **PCT/US00/00964**

(22) International Filing Date: 14 January 2000 (14.01.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/116,024 15 January 1999 (15.01.1999) US

(71) Applicant (for all designated States except US): **THE REGENTS OF THE UNIVERSITY OF CALIFORNIA** [US/US]; Suite 510, 2150 Shattuck Avenue, Berkeley, CA 94720-0620 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **FRANKE, Andrea**

[US/US]; 373 Cory Hall, Berkeley, CA 94702 (US). **HOWE, Roger, T.** [US/US]; 485 Cory Hall, Berkeley, CA 94720 (US). **KING, Tsu-Jae** [US/US]; 567 Cory Hall, Berkeley, CA 94720 (US).


(74) Agents: **EGAN, William, J. et al.**; Fish & Richardson P.C., 2200 Sand Hill Road #200, Menlo Park, CA 94025-6936 (US).

(81) Designated States (national): AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: **POLYCRYSTALLINE SILICON GERMANIUM FILMS FOR FORMING MICRO-ELECTROMECHANICAL SYSTEMS**



(57) Abstract: This invention relates to micro-electromechanical systems using silicon-germanium films. The invention features a process for forming a micro-electromechanical system on a substrate. This process includes depositing a sacrificial layer of silicon-germanium onto the substrate; depositing a structural layer of silicon-germanium onto the sacrificial layer, where the germanium content of the sacrificial layer is greater than the germanium content of the structural layer; and removing a portion of the sacrificial layer. A MEMS resonator (105) as seen in figure 1B can be produced by the present invention.

WO 00/42231 A3



**Published:**

— *With international search report.*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**(88) Date of publication of the international search report:**

30 November 2000

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/00964

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 31/0312; H01L 29/73; H01L 08/227; C25D 5/02

US CL : 205/118; 257/183; 257/119; 438/94; 438/752

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 205/118; 257/183; 257/119; 438/94; 438/752

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Journal of Microelectromechanical Systems

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

DIALOG

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	Sedky et al., Structural and Mechanical Properties of Polycrystalline Silicon Germanium for Micromachining Applications, December 1998, Vol. 7, No. 4, pages 365-372.	1-36 & 51-57
Y	US 5,190,637 A (Guckel) 02 March 1993 (02.03.1993), FIG. 15	1-36 & 51-57
A	US 5,440,152 A (Yamazaki) 08 August 1995 (08.08.1995), FIG. 8, col. 9, lines 14-44.	1-36 & 51-57
A, E	US 6,064,081 A (Robinson et al.) 16 May 2000 (16.05.2000), FIG. 15	1, 19 & 51

☐ Further documents are listed in the continuation of Box C. ☐ See patent family annex:

* Special categories of cited documents:	T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means		
"P" document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search 16 JUNE 2000	Date of mailing of the international search report 25 JUL 2000
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230	Authorized officer WILLIAM DAVID COLEMAN Telephone No. (703) 305-0004

Form PCT/ISA/210 (second sheet) (July 1998)\*

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/00964

## Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

## Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Please See Extra Sheet.

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☒ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims: it is covered by claims Nos. 1-36 & 51-57.

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.  
☐ No protest accompanied the payment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet(1)) (July 1998)\*

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/00964

## BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING

This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be searched, the appropriate additional search fees must be paid.

Group I, claim(s) 1-36 AND 51-57, drawn to METHOD OF MANUFACTURE A SEMICONDUCTOR.

Group II, claim(s) 37-50, drawn to SEMICONDUCTOR DEVICE.

The inventions listed as Groups I, CLAIMS 1-37 AND 51-57 do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: Claims 1-36 and 51-57 are to a process and claims 37-50 are to a semiconductor device. The method of manufacturing requires a sacrificial silicon germanium layer while the device does not require a sacrificial layer.

The Examiner called the Attorney to offer the opportunity to pay the additional fees. The Attorney elected not to pay the additional fees.

VOL. LXXII. PART I. 1942.

Published by the Royal Anthropological Institute, 21, BEDFORD SQUARE, LONDON, W.C.1.

Subscription price, 10s. 6d. per annum in advance.

Single parts, 5s. 6d. each.

Orders, which must be accompanied by payment, may be sent to a bookseller or to the publishers.

Advertisements should be sent to the publishers.

Printed by the University Press, Cambridge.

Published for the Royal Anthropological Institute, 21, BEDFORD SQUARE, LONDON, W.C.1.

Subscription price, 10s. 6d. per annum in advance.

Single parts, 5s. 6d. each.

Orders, which must be accompanied by payment, may be sent to a bookseller or to the publishers.

Advertisements should be sent to the publishers.

Printed by the University Press, Cambridge.

Published for the Royal Anthropological Institute, 21, BEDFORD SQUARE, LONDON, W.C.1.

CORRECTED VERSION

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
20 July 2000 (20.07.2000)

PCT

(10) International Publication Number  
WO 00/42231 A3

(51) International Patent Classification<sup>7</sup>: H01L 31/0312,  
29/73, 8/227, C25D 5/02

(21) International Application Number: PCT/US00/00964

(22) International Filing Date: 14 January 2000 (14.01.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/116,024 15 January 1999 (15.01.1999) US

(71) Applicant (for all designated States except US): THE  
REGENTS OF THE UNIVERSITY OF CALIFORNIA  
[US/US]; Suite 510, 2150 Shattuck Avenue, Berkeley, CA  
94720-0620 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): FRANKE, Andrea

[US/US]; 373 Cory Hall, Berkeley, CA 94702: (US).  
HOWE, Roger; T. [US/US]; 485 Cory Hall, Berkeley, CA  
94720 (US). KING, Tsu-Jae [US/US]; 567 Cory Hall,  
Berkeley, CA 94720 (US).


(74) Agents: EGAN, William, J. et al.; Fish & Richardson P.C.,  
2200 Sand Hill Road #200, Menlo Park, CA 94025-6936  
(US).

(81) Designated States (national): AE, AL, AM, AT, AU, AZ,  
BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK,  
DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL,  
IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU,  
LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT,  
RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA,  
UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent  
(AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent

[Continued on next page]

(54) Title: POLYCRYSTALLINE SILICON GERMANIUM FILMS FOR FORMING MICRO-ELECTROMECHANICAL SYSTEMS



(57) Abstract: This invention relates to micro-electromechanical systems using silicon-germanium films. The invention features a process for forming a micro-electromechanical system on a substrate. This process includes depositing a sacrificial layer of silicon-germanium onto the substrate; depositing a structural layer of silicon-germanium onto the sacrificial layer, where the germanium content of the sacrificial layer is greater than the germanium content of the structural layer; and removing a portion of the sacrificial layer. A MEMS resonator (105) as seen in figure 1B can be produced by the present invention.

WO 00/42231 A3



(AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(48) Date of publication of this corrected version:  
13 September 2001

Published:  
— with international search report

(15) Information about Correction:  
see PCT Gazette No. 37/2001 of 13 September 2001, Section II

(88) Date of publication of the international search report:  
30 November 2000

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.





**(10) International Publication Number**  
**WO 00/42231 A3**

**PCT**

- [Continued on next page]*

[illegible]

**WO 00/42231 A3**



MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report

**(88) Date of publication of the international search report:**  
30 November 2000

**(48) Date of publication of this corrected version:**  
25 October 2001

**(15) Information about Corrections:**

see PCT Gazette No. 43/2001 of 25 October 2001, Section II

**Previous Correction:**

see PCT Gazette No. 37/2001 of 13 September 2001, Section II

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## POLYCRYSTALLINE SILICON GERMANIUM FILMS FOR FORMING MICRO-ELECTROMECHANICAL SYSTEMS

### 5 CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of the earlier filing date of U.S. Provisional Application No. 60/116,024, filed Jan. 15, 1999, which is incorporated herein by reference.

### BACKGROUND

10 This invention relates to micro-electromechanical systems (MEMS), and more particularly to the fabrication of microstructures using structural and sacrificial films.

Surface micromachining is the fabrication of thin-film microstructures by the selective removal of a sacrificial film. Since the 1980s, polycrystalline silicon (poly-Si), deposited by low-pressure chemical vapor deposition (LPCVD), has become established  
15 as an important microstructural material for a variety of applications. Silicon dioxide ( $\text{SiO}_2$ ) is typically used for the sacrificial layer and hydrofluoric acid (HF) is used as the selective "release" etchant in poly-Si micromachining. The successful application of poly-Si to inertial sensors, for example, is owing to the excellent mechanical properties of poly-Si films and to the widespread availability of deposition equipment for poly-Si and  
20  $\text{SiO}_2$  films, both of which are standard materials for integrated-circuit fabrication.

Co-fabrication of surface microstructures and microelectronic circuits in a modular fashion is advantageous in many cases, from the perspectives of system performance and cost. Given the maturity of the microelectronics industry and the complexity and refinement of integrated-circuit processes, it is highly desirable if the  
25 MEMS can be fabricated after completion of the electronic circuits with conventional metallization, such as aluminum (Al) metallization. While this "MEMS-last" strategy is

infeasible for poly-Si microstructures because the deposition and stress-annealing temperatures for poly-Si films are much too high for aluminum or copper interconnects to survive, the MEMS-last strategy is nonetheless very desirable.

The state-of-the-art poly-Si integration strategy is to fabricate the thin-film stack of structural and sacrificial films prior to starting the electronic circuit process. There are several practical disadvantages to this "MEMS-first" approach. First, the highly tuned and complex electronics process may be adversely affected by the previous MEMS deposition, patterning, and annealing steps. For this reason, commercial electronics foundries are unlikely to accept the pre-processed wafers as a starting material. Second, the planarity of the wafer surface must be restored after completion of the MEMS thin-film stack, which can be accomplished by fabricating the MEMS in a micromachined well or by growing additional silicon through selective epitaxy. Third, the release of the structure occurs at the end of the electronics process and the electronic circuits must be protected against the hydrofluoric acid etchant. Finally, the MEMS-first approach requires that the MEMS and electronics be located adjacent to each other, with electrical interconnections that contribute significant parasitic resistance and capacitance and thereby degrade device performance.

## SUMMARY

In one aspect, the invention features a process for forming a micro-electromechanical system on a substrate. The process includes depositing a sacrificial layer of silicon-germanium onto the substrate; depositing a structural layer of silicon-germanium onto the sacrificial layer, where the germanium content of the sacrificial layer is greater than the germanium content of the structural layer; and removing at least a portion of the sacrificial layer.

In another aspect, the invention is directed to a process for forming a micro-electromechanical system. The process includes depositing onto a substrate a sacrificial layer of silicon oxide; depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ , at a temperature of about  $650^\circ\text{C}$  or less; and removing at least a portion of the sacrificial layer.

In yet another aspect, the invention is directed to a process which for forming a micro-electromechanical system, comprising the steps of depositing onto a substrate a sacrificial layer of polycrystalline germanium; depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ , at a temperature of about  $650^\circ\text{C}$  or less; and removing at least a portion of the sacrificial layer.

In another aspect, the invention is directed to a process which includes depositing a ground plane layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.6 < x < 0.8$ ; depositing onto the ground plane layer a sacrificial layer; depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ , at a temperature of about  $650^\circ\text{C}$  or less; and removing at least a portion of the sacrificial layer.

Various implementations of the invention may include one or more of the following features. The process may form one or more transistors on the substrate where the transistors are formed before the sacrificial and structural layers are deposited onto the substrate. The transistors may be formed using Cu metallization or Al metallization. The transistors may be formed without metallization before the sacrificial and structural layers are deposited onto the substrate and are metalized after the sacrificial and structural layers are deposited. The transistors may be MOS transistors or bipolar transistors.

The sacrificial layer may be composed of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.4 \leq x \leq 1$ . The sacrificial layer and the structural layer may be deposited at a temperature of about  $550^\circ\text{C}$  or less. The germanium concentration of the structural layer may vary through its depth.

The process may remove portions of the structural layer to achieve a desired three-dimensional shape. The sacrificial layer may be completely removed. The sacrificial layer may be removed by exposing it to a solution comprising hydrogen peroxide, ammonium hydroxide, and water, or HF. Before the sacrificial layer is exposed to HF, 5 amorphous silicon may be deposited on the substrate.

In another aspect, the invention is directed to a micro-electromechanical system. The system includes a substrate, one or more structural layers of  $\text{Si}_{1-x}\text{Ge}_x$ , formed on the substrate, where  $0 \leq x \leq 1$ ; and one or more transistors formed on the substrate.

Various implementations of the microelectromechanical system may include 10 one or more of the following features. The micro-electromechanical system may feature a glass or a silicon substrate. It may comprise at least portions of one or more sacrificial layers of silicon-germanium formed under structural layers, where the germanium content of the one or more sacrificial layers is greater than the germanium content of the respective structural layers. The system may also 15 comprise at least portions of one or more sacrificial layers of silicon oxide formed under structural layers. The one or more transistors in the micro-electromechanical system may be MOS transistors or bipolar transistors.

The one or more structural layers in the micro-electromechanical system are deposited above the one or more transistors. The one or more structural layers may 20 be deposited onto an upper level of a metal interconnect of the one or more transistors. The one or more structural layers include a ground plane which is electrically connected to the upper level of the metal interconnect. The one or more structural layers may form a resonator, or may be incorporated into an optical device.

25 The details of one or more implementations of the invention are set forth in

the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

A principal advantage of using poly-silicon-germanium is its much lower deposition temperature than LPCVD poly-Si; furthermore, a dopant-activation and residual stress annealing step, if even necessary, can be conducted at a much lower temperature than for LPCVD poly-Si. In fact, the *in situ* doped, p-type poly-silicon-germanium (poly-Si<sub>(1-x)</sub>Ge<sub>x</sub>) does not require an annealing step, because its as-deposited resistivity, residual stress and stress gradient are sufficiently low for many MEMS applications. *In situ* doped p-type poly-Si<sub>(1-x)</sub>Ge<sub>x</sub> films may be used as the structural layer, both to maximize the deposition rate and to minimize the film's resistivity. As a result, poly-silicon-germanium (poly-Si<sub>(1-x)</sub>Ge<sub>x</sub>) microstructures can be fabricated using a "MEMS-last" paradigm directly on top of state-of-the-art microelectronics. The initial layer of poly-SiGe can be deposited directly onto an upper-level of a metal interconnect in the electronic process. The low thermal budget does not come at the price of degraded performance: the mechanical properties of poly-Si<sub>(1-x)</sub>Ge<sub>x</sub>, such as the intrinsic damping parameter and fracture strain, are in the same range as those of poly-Si.

Another advantage of LPCVD poly-Si<sub>(1-x)</sub>Ge<sub>x</sub> films is that they may be used for the sacrificial layers, as well as the microstructural layers. Germanium or germanium-rich poly-SiGe films are etched selectively with respect to poly-SiGe films containing at least 30 percent Si by using hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>) as a release etchant. The elimination of HF as the release etchant greatly simplifies the final steps and increases the safety of the process. Hydrogen peroxide does not attack the upper layers in microelectronic structures, such as aluminum, oxides, or oxynitrides; as a result, there is no need for special masking films to protect the electronics during the release etch. The

extreme selectivity of hydrogen peroxide to germanium-rich films also eliminates the need for closely spaced etch-access holes in microstructural layers. As a result, MEMS designers can create unperforated plates for such applications as micro-mirrors, where etch-access holes are undesirable.

5        Still another advantage is that by using poly-Si<sub>(1-x)</sub>Ge<sub>x</sub> films, which enables the MEMS-last strategy, designers can access any integrated circuit (IC) foundry for the integrated-circuit portion of the system, since no modification whatsoever is needed to the microelectronics process.

SiGe promises to revolutionize MEMS technology by easing modular integration with CMOS devices, for example, using standard processing techniques, increasing process throughput and yield, improving molded microstructure (HEXSIL) fabrication, and enabling new device designs. These improvements are economically viable, since an LPCVD Si furnace can be converted to a SiGe furnace simply by adding another input gas.

15           The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

20 **DESCRIPTION OF DRAWINGS**

FIG. 1A is a top view of a MEMS resonator and a microelectronics amplifier built side-by-side.

FIG. 1B is a top view of a MEMS resonator built on top of a microelectronics amplifier.



FIGS. 2-7 are cross-sectional views illustrating steps in the fabrication of the resonator and the amplifier of FIG. 1B.

FIGS. 8-13 are cross-sectional views illustrating alternative steps in the fabrication of the resonator and the amplifier of FIG. 1B.

FIG. 14 is a graph illustrating the frequency response of a microresonator and CMOS amplifier like that of FIG. 1A.

FIG. 15 is a cross-sectional view of a resonator fabricated on top of a five-level CMOS device.

FIG. 16 is a cross-sectional view of a HEXSIL structure having silicon oxide and germanium as sacrificial layers.

Like reference symbols and reference numbers in the various drawings indicate like elements.

### DETAILED DESCRIPTION

The present invention is directed to the use of a  $\text{Si}_{1-x}\text{Ge}_x$  material, where  $0 < x \leq 1$ , for fabricating MEMS devices. The present invention will be described in terms of several representative embodiments and process steps in fabricating a MEMS resonator with pre-existing microelectronics.

Poly-SiGe is a semiconductor alloy material which has properties similar to Poly-Si, but can be processed at substantially lower temperatures. Table 1 provides a comparison of the various properties of poly-Si and poly-Ge.

	<i>Poly-Si</i>	<i>Poly-Ge</i>
<b>Thermal Properties:</b>		
Melting temperature (°C)	1415	937
T <sub>deposition</sub> (°C)	~600	~350
T <sub>stress anneal</sub> (°C)	900	<550
Thermal expansion (10 <sup>-6</sup> /K)	2.6	5.8
<b>Mechanical Properties:</b>		
Young's Modulus (Gpa)	173	132
Fracture strength (Gpa)	2.6+/-0.3	2.2+/-0.4
<b>Electrical Properties:</b>		
Bandgap at 300K (eV)	1.12	.66
Electron affinity (V)	4.15	4.00

**Table 1: Properties of poly-Si and poly-Ge**

Fig. 1A shows the top view of device 120 including a CMOS trans-resistance amplifier 100 and a microresonator 105 in a side-by-side configuration. The resonator 105 is a comb-drive device fabricated with microfabrication equipment using p-type Si<sub>1-x</sub>Ge<sub>x</sub>, where 0 < x ≤ 1, as the structural material and Ge as the sacrificial material. In this particular device, x = 0.64. Resonator microstructures are described in U.S. Patent 5,025,346; U.S. Patent 5,491,604; U.S. Patent 5,537,083; and U.S. Patent 5,839,062. These patents are all assigned to the assignee of the present application and are incorporated herein by reference.

The amplifier 100 may include one or more transistors. The transistors may be MOS or bipolar transistors. The transistors may be formed on a silicon substrate.

Fig. 1B shows amplifier 100 and microresonator 105 in a vertical configuration on device 120. The low deposition temperature of SiGe films makes it possible to deposit the MEMS structure after completion of the microelectronics. Therefore, resonator 105

can be fabricated directly on top of amplifier 100. This vertical configuration reduces interconnect resistance and capacitance inherent in the side-by-side configuration of Fig. 1A, enhancing device performance.

Conventional low pressure chemical vapor deposition (LPCVD) equipment can be used to conformally deposit poly-SiGe films by thermal decomposition of germane ( $\text{GeH}_4$ ) and silane ( $\text{SiH}_4$ ) or disilane ( $\text{Si}_2\text{H}_6$ ). Film deposition using disilane as a silicon source allows for reduced deposition temperatures, when compared with films deposition using silane. The films may be deposited at temperatures of about  $650^\circ\text{C}$  or less, about  $550^\circ\text{C}$  or less, or even  $450^\circ\text{C}$  or less. Si deposition is catalyzed by the presence of Ge, so that the film deposition rate increases with increasing Ge content when the process is limited by surface reactions. Thus, the deposition temperature can be lowered by increasing the Ge content. Deposition rates of greater than  $50 \text{ \AA/minute}$  can be achieved at temperatures below  $475^\circ\text{C}$  for films with more than 50% Ge content, and at temperatures down to  $325^\circ\text{C}$  for pure Ge.

The Ge content in the structural and sacrificial layers can range from about 30 to 100 percent. As discussed below, however, the Ge content in the sacrificial  $\text{Si}_{(1-x)}\text{Ge}_x$  layer needs to be greater than that in the structural layer.

Poly- $\text{Si}_{1-x}\text{Ge}_x$  films can be heavily doped by the incorporation of dopants *in-situ* during deposition or *ex-situ* by ion implantation or diffusion and subsequent thermal annealing. The resistivity of p-type poly- $\text{Si}_{1-x}\text{Ge}_x$  films generally decreases with Ge content, due to increases in carrier mobility and dopant activation rate. However, the resistivity of n-type films increases with Ge content above about 40 percent, due to reductions in dopant activation rate.

Poly- $\text{Si}_{1-x}\text{Ge}_x$  films can be patterned by well-established wet-or dry-etching techniques. Germanium oxides are soluble in water; consequently, Ge-rich poly- $\text{Si}_{1-x}\text{Ge}_x$

is etched in oxidizing solutions such as  $H_2O_2$ . Ge is not attacked by nonoxidizing acids, such as HF, and bases. The  $Si_{1-x}Ge_x$  films with greater than about 60 percent Ge content are rapidly etched in the standard RCA, SC1 clean bath (1:1:5  $NH_4OH:H_2O_2:H_2O$ ). This solution can thus be used to etch both doped and undoped  $Si_{1-x}Ge_x$  films with a selectivity (to Si and  $SiO_2$ ) which increases exponentially with Ge content. Poly- $Si_{1-x}Ge_x$  films are not significantly affected by mildly oxidizing or non-oxidizing solutions which are typically used in wet cleaning processes. poly- $Si_{1-x}Ge_x$  is etched in fluorine-based plasmas. The plasma etch rate of poly  $Si_{1-x}Ge_x$  films increases with increasing Ge content due to the greater gasification rate of Ge atoms. High  $Si_{1-x}Ge_x$ -to-Si etch-rate ratios can easily be achieved using reactive ion etching.

In order to maintain a low thermal budget for the MEMS fabrication process, rapid thermal annealing (RTA) by high-power tungsten-halogen lamp irradiation can be employed to lower the resistivity of the poly- $Si_{1-x}Ge_x$  films. Because Ge has a lower energy band gap than Si, it absorbs the lamp radiation much more efficiently than Si. Its higher absorption coefficient results in selective heating of Ge during the anneal. This feature can be exploited to realize higher annealing temperatures for poly- $Si_{1-x}Ge_x$  or poly-Ge microstructural films than would otherwise be possible with furnace annealing. This selective annealing phenomenon is a unique advantage of poly- $Si_{1-x}Ge_x$  or poly-Ge microstructural films in lowering the thermal budget needed for MEMS fabrication.

Referring to Fig. 2-7, the process steps for the modular integration of mainstream microstructures, for example microresonator 105, with conventional CMOS circuitry, for example amplifier 100, are illustrated. A starting substrate 110 (Fig. 2) contains microelectronic circuitry, such as NMOS 210, fabricated using a conventional CMOS or BiCMOS transistor process. A metal interconnect 215 may be formed with Al or an alloy of Al. Alternatively, it can be formed by Cu or an alloy of Cu, or other standard

metallurgy. There can be barrier metals such as Ti/TiN (not shown) between interconnect 215 and substrate 110. The interconnect 215 is connected to a heavily doped p+ type (p<sup>+</sup>) polycrystalline silicon (poly-Si) strap 205.

These figures are not to scale, so that all layers are clearly visible. Several metal interconnect layers are possible, but only one is shown for simplicity. The electronics are passivated with low-temperature-deposited silicon dioxide (LTO) 225. The LTO 225 is chemo-mechanically polished to achieve a planar surface.

Referring to Fig. 3, a via 305 is cut through LTO 225 to p+ poly-Si connection strap 205 using conventional lithography and etch steps. In another embodiment, via 305 could go down to interconnect 215, eliminating the need for p+ poly-Si connection strap 205 and thus reducing interconnect resistance.

Next, a layer 310 of p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub>, which will serve as the ground plane, is deposited and patterned. In one embodiment, an *in-situ* doped film is used. Alternatively, ground plane 310 can be formed by depositing an undoped film and subsequently doping it by ion implantation or diffusion processes well-known in the art. A p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub> material with  $0.8 > x > 0.6$  could be used for ground plane 310, as the Ge content must be high enough to enable low processing temperatures (for compatibility with metallized electronics), but cannot be so high that the ground plane would not be able to withstand the final microstructure-release etching step.

A variety of deposition and predeposition conditions are possible for this step and other steps mentioned elsewhere in this detailed description. It should be clear that the various deposition conditions are mentioned for illustrative purposes only. While there are other possible deposition conditions, the following deposition conditions for p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub> ground plane 310 are provided: predepositing an amorphous Si layer (not shown) of less than 5 nanometers by flowing for two minutes 200 standard cubic

centimeter per minute (sccm)  $\text{Si}_2\text{H}_6$  at a pressure of 300mT and a temperature of 425°C.

This is needed to allow the p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  ground plane to nucleate on LTO 225. The final ground plane thickness is approximately 500 nanometers, and it is deposited by flowing for 30 minutes 85 sccm  $\text{SiH}_4$ , 90 sccm  $\text{GeH}_4$ , and 50 sccm of the B dopant source gas (10%  $\text{B}_2\text{H}_6$  and 90%  $\text{SiH}_4$ ) at 600 mT and 450°C.

Figure 4 shows that a sacrificial layer 405 of poly-Ge is then deposited, and selectively etched down to p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  ground plane 310 in region 410 where the structural layer of the microstructure is to be anchored. The location of region 410 with respect to interconnect 215 is for illustrative purpose only and can be more to the right or to the left of the interconnect. The deposition conditions for the sacrificial layer 405 are as follows: predeposition: 5 min., 300 mT, 375°C, 200 sccm  $\text{Si}_2\text{H}_6$ ; and deposition: 165 min., 300 mT, 375°C, 220 sccm  $\text{GeH}_4$ .

These deposition conditions resulted in a 2.7 micron thick sacrificial layer 405. Again, the predeposition is needed for the poly-Ge to be able to deposit on LTO 225. It is possible to have poly- $\text{Si}_{1-x}\text{Ge}_x$  instead of poly-Ge as the sacrificial material for layer 405. However, the sacrificial poly- $\text{Si}_{1-x}\text{Ge}_x$  must have an x greater than the x for the structural poly- $\text{Si}_{1-x}\text{Ge}_x$ , that is, the sacrificial material must have a higher Ge content than the structural layers. This is because the material with higher Ge content will be etched (sacrificed) faster in oxidizing solutions than the material with lower Ge content.

Next, in Fig. 5, a structural layer 505 of p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  is deposited and patterned. The deposition conditions for the layer 505 of p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  are as follows: predeposition: 2 min., 300 mT, 425°C, 200 sccm  $\text{Si}_2\text{H}_6$ ; and deposition: 180 min., 600 mT, 450°C, 85 sccm  $\text{SiH}_4$ , 90 sccm  $\text{GeH}_4$ , and 50 sccm of the B dopant source gas (10%  $\text{B}_2\text{H}_6$  and 90%  $\text{SiH}_4$ ).

The deposited structural layer 505 is a 3 micron thick film. Again the predeposition allows structural layer 505 to form on  $\text{SiO}_2$ . Although there should not have been any  $\text{SiO}_2$  surfaces, poly- $\text{Si}_{1-x}\text{Ge}_x$  can form a thin native oxide layer (not shown).

Referring to Fig. 6, opening 610 is then patterned and etched through sacrificial poly-Ge layer 405, ground-plane 310 and layer 225. This step exposes a metal bond pad 605. The standard release etchant used in conventional surface-micromachining technology is a hydrofluoric acid (HF) solution, which attacks metal and hence makes it difficult to clear bond-pad areas prior to microstructure release. The use of germanium as a sacrificial material makes it possible to expose the metal bond pad without risking any damage, since germanium is easily removed in an oxidizing solution which is benign to metal. This simplifies and improves the reliability of the packaging process.

In Fig. 7, sacrificial poly-Ge layer 405 is then etched away using an oxidizing solution such as  $\text{H}_2\text{O}_2$ . Finally, substrate 110 is rinsed and dried. Precautions to prevent stiction between structural layer 505 and ground plane 310 may be necessary. Note that this process allows MEMS structures to be fabricated directly on top of the electronics as depicted in Figures 1B and 7. This reduces parasitic resistances and capacitances associated with long interconnects, and also reduces cost by saving area.

This process flow is directly applicable to fabricating MEMS structures over standard electronic circuitry in which a p-type poly-Si layer is available to form interconnections between devices. It should be noted that sub-0.25 micron CMOS technology typically employs a poly-Si layer which is selectively doped ( $\text{n}^+$  in n-channel device regions,  $\text{p}^+$  in p-channel device regions), so that  $\text{p}^+$  poly-Si would be readily available for forming interconnecting straps between the MEMS and CMOS devices. Alternatively, the  $\text{p}^+$  poly- $\text{Si}_{1-x}\text{Ge}_x$  ground plane could be connected directly to a metal line, without the need for an intermediary poly-Si strap.

Although the use of Ge-rich poly-SiGe as a sacrificial layer has several advantages, the MEMS-last integration strategy is also feasible using oxide sacrificial layers. In this case, it is possible to use n-type or p-type poly-Si<sub>1-x</sub>Ge<sub>x</sub> as the structural layer. Since HF is the release etchant for oxide sacrificial layers, it is necessary to protect the electronic structures from attack by HF during release. A pinhole-free layer is needed that can be deposited at low temperatures (< 450°C) and that can withstand lengthy exposure to HF without degradation. Furthermore, the film cannot be highly conductive, or it will short out the poly-Si<sub>1-x</sub>Ge<sub>x</sub> microstructures. Amorphous silicon is found to be a useful film for this application.

Figs. 8-13 illustrate an alternative process of manufacturing a MEMS device, such as microresonator 105, directly on top of microelectronics, such as amplifier 100, using oxide as the sacrificial material. In Fig. 8, a starting substrate 112 contains microelectronic circuitry, such as NMOS 212, fabricated using a conventional CMOS or BiCMOS transistor process. A metal interconnect 217 may be formed with Al, Cu, an alloy of Al, an alloy of Cu, or other standard metallurgy. Here interconnect 217 is made of Al. There can be barrier metals such as Ti/TiN (not shown) between interconnect 217 and substrate 112. In this embodiment, a strap 805 connected to interconnect 217 is a heavily doped n-type (n+) polycrystalline silicon (poly-Si) material.

These figures are not to scale, so that all layers are clearly visible. Several metal interconnect layers are possible, but only one is shown for simplicity. The electronics are passivated with low-temperature-deposited silicon dioxide (LTO) 227.

As shown in Fig. 9, an amorphous Si ( $\alpha$ -Si) layer 905 is then deposited. This  $\alpha$ -Si is resistant to hydrofluoric acid (HF) and was demonstrated to protect the electronics, such as NMOS 212, from HF. Another LTO layer 910 is subsequently deposited to serve



as an etch-stop layer for a later etch step. This LTO layer 910 can be eliminated in other embodiments.

The deposition conditions for a 590 Å thick layer 905 include a two-step LPCVD process for flowing  $\text{Si}_2\text{H}_6$  at 500 mT. Step 1 is conducted at 450°C for 6 minutes, and  
5 step 2 is conducted at 410°C for 40 minutes.

In Fig. 10, via 1000 is then formed through multilayer stack layers 227, 905 and 910 using conventional lithography and etch steps. The via 1000 goes down to an n+ poly-Si connection strap 805. In other embodiments, the via(s) could go down to interconnect 217 instead and n+ poly-Si connection strap 805 could be eliminated,  
10 reducing interconnect resistance.

Next, an n+ poly-Ge layer 1010 is deposited. This n+ poly-Ge layer is the ground-plane layer. Although an *in-situ* doped film was used, ground-plane layer 1010 can be formed by depositing an undoped film and subsequently doping it by ion implantation or diffusion processes well-known in the art. It should be noted that instead  
15 of n+ or p+ poly-Ge, n+ or p+ poly- $\text{Si}_{1-x}\text{Ge}_x$  with  $x < 1$  could be employed for the ground-plane layer. The ground plane layer is patterned using conventional lithography and etch processes.

The deposition conditions for a 3100 Å thick n+ poly-Ge ground plane layer 1010 include a LPCVD process conducted at 400°C and 300 mT: predeposition: 200 sccm  
20  $\text{Si}_2\text{H}_6$  for 1 minute; and deposition: 100 sccm  $\text{GeH}_4$  and 10 sccm 50%  $\text{PH}_3$ /50%  $\text{SiH}_4$  for 50 minutes.

Next, as shown in Fig. 11, a sacrificial layer 1100 of LTO is deposited. The LTO layer 1100 is chemo-mechanically polished to give a flat surface. The LTO layer 1100 is then etched down to the n+ poly-Ge ground plane in region 1110 where the structural

layer is to be anchored (e.g. on the right side of the figure) and connected to ground plane 1010.

As illustrated in Fig. 12, a structural layer of n+ poly-Ge 1200 is next deposited.

Although an *in-situ* doped film can be used, structural layer 1200 can be formed by depositing an undoped film and subsequently doping it by ion implantation or diffusion as is well-known in the art. Again, it should be noted that instead of n+ or p+ poly-Ge, n+ or p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub> with  $x < 1$  could be employed for structural layer 1200. The structural layer 1200 is patterned using conventional lithography and etch processes.

The deposition conditions for forming a 2.2 micron thick n+ poly-Ge structural layer 1200 include a LPCVD process conducted at 400°C, 300 mT: predeposition: 200 sccm Si<sub>2</sub>H<sub>6</sub> for 1 minute; and deposition: 100 sccm GeH<sub>4</sub> and 10 sccm 50% PH<sub>3</sub>/50% SiH<sub>4</sub> for 4 hours and 45 minutes.

Referring to Fig. 13, the devices are next annealed with RTA of 550°C for 30 seconds in a nitrogen (N<sub>2</sub>) environment to lower the resistance of n+ poly-Ge layer 1200.

The sacrificial LTO 1100 is then etched away using an HF-containing solution. Finally, substrate 112 is rinsed with water and then methanol, and air-dried. Typically, stiction between structural layer 1200 and ground plane layer 1010 occurs during the drying process, and extra steps are needed to avoid this problem. It is found that poly-Ge structural layer 1200 does not stick down to poly-Ge ground plane layer 1010. This advantageous low stiction property of poly-Ge may also exist for poly-Si<sub>1-x</sub>Ge<sub>x</sub> with  $x < 1$ . Note that this process allows the MEMS structures to be fabricated directly on top of the electronics as depicted in Figure 13. This reduces parasitic resistances and capacitances associated with long interconnects, and also reduces cost by saving area.

This process flow is directly applicable to fabricating MEMS structures over standard electronic circuitry in which an n+ poly-Si layer is available to form

interconnections between devices. It is also possible to use heavily doped p-type (p+) poly-Si<sub>1-x</sub>Ge<sub>x</sub> for the structural layer(s). If so, either a p+ poly-Si interconnection strap could be used, or the p+ poly-Si<sub>1-x</sub>Ge<sub>x</sub> ground plane could be connected directly to a metal line, without the need for an intermediary poly-Si strap.

5 As a variation of the above processes, the transistors on the substrate may be formed without metallization before the sacrificial and structural layers for the microstructure are formed. The transistors may then be metallized after the sacrificial and structural layers are formed. However, this interleaved fabrication strategy does not have the manufacturing advantages of the post-electronics modular approaches described in  
10 Figs. 2-13.

The frequency response of an integrated poly-Ge resonator and standard CMOS amplifier is displayed in Figure 14. The ground plane and shuttle were biased at 50 V. The drive signal was an AC signal with 7V<sub>p-p</sub>. The device was tested in air and the resonator had a Q of 45 and a resonant frequency of 14.05 kHz. The frequency response  
15 shows that the device was fully functional

While single layer interconnect layers are shown in the processes of Figs. 2-7 and Figs. 8-13, Fig. 15 illustrates that the several metal interconnect layers that are available in a modern CMOS device enable the design of short, well-shielded vertical interconnections between a MEMS structure and the electronics. The MEMS structure  
20 1500, such as a microresonator, is fabricated directly on a 5-level metal interconnect 1550. As shown, the microresonator includes drive electrodes 1505, a tuning fork resonator 1510, and sense electrodes 1515. The 5-level metal interconnect 1550 includes a DC bias 1520 to resonator 1510, and shields 1525 and 1530 to protect interconnect 1555 to drive electrodes 1505. The interconnect 1550 also includes shields 1540 and 1535 to  
25 protect interconnect 1545 to sense electrodes 1515. The integrated MEMS 1500 is

inexpensive to fabricate, since there is no need for a specialized, expensive electronics process and since the addition of the MEMS structure does not increase the die size. Finally, the extension to multiple structural layers is much easier than for MEMS-first integration strategies because the increase in thickness of the MEMS film stack has no impact on the electronics process.

The availability of several sacrificial materials ( $\text{SiO}_2$ , Ge-rich SiGe, and Si-rich SiGe) provides different design options for other devices, such as a HEXSIL structure of the type disclosed in U.S. Patent 5,660,680, assigned to the assignee as the subject application and which is incorporated herein by reference. As shown in Fig. 16, a HEXSIL structure 1615 of SiGe is formed in a Si mold 1620 using two sacrificial layers, an  $\text{SiO}_2$  layer 1610 and a Ge layer 1605. The ability to etch different sacrificial layers at different times during a process offers various design options. For example, the thermal coefficient of expansion of  $\text{SiO}_2$  layer 1610 is sufficiently different from that of Si mold 1620 so that cracks can result from cooling the mold after deposition. An HF etchant could also damage the mold with repeated use. Layers of Ge-rich SiGe and  $\text{SiO}_2$  could be used to make the thermal expansion coefficient of the sacrificial material match that of the Si mold. Also an  $\text{H}_2\text{O}_2:\text{NH}_4\text{OH}:\text{H}_2\text{O}$ , 1:1:5 solution bubbles at about  $70^\circ\text{C}$  which eases release of the molded structure from mold 1620. This solution would also not damage the mold.

Additionally, SiGe has unique properties that will allow the design of new devices. Unlike Si, Ge is reflective at the infrared wavelengths of interest for communication applications. The reflectivity of Ge is higher at wavelengths in the infrared and visible regimes. Optical switches and projection television applications may be able to use Ge reflectors without coatings to improve reflectivity. Such devices may be fabricated on glass substrates. The low processing temperatures for SiGe will allow

the use of low temperature materials. Relatively thick layers can be fabricated with less concern for wafer bow during processing. By grading the Ge concentration, three-dimensional sculpting of layered structures will be possible. The stress, Young's Modulus, density, and conductivity can be tailored by changing the Ge concentration.

5       A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.

## WHAT IS CLAIMED IS:

1. A process for forming a micro-electromechanical system, comprising:
  - depositing onto a substrate a sacrificial layer of silicon-germanium;
  - 5 depositing onto the sacrificial layer a structural layer of silicon-germanium, where the germanium content of the sacrificial layer is greater than the germanium content of the structural layer; and
  - removing at least a portion of the sacrificial layer.
2. The process of claim 1, wherein the sacrificial layer is composed of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.4 \leq x \leq 1$ .
3. The process of claim 1, wherein the sacrificial layer and the structural layer are deposited at a temperature of about 650°C or less.
4. The process of claim 1, wherein the sacrificial layer and the structural layer are deposited at a temperature of about 550°C or less.
5. The process of claim 1, wherein the sacrificial layer is completely removed.
6. The process of claim 1, further comprising forming one or more transistors on the substrate.
7. The process of claim 6, wherein the one or more transistors are formed before the sacrificial and structural layers are deposited onto the substrate.
8. The process of claim 6, wherein the one or more transistors are formed using Cu metallization.
9. The process of claim 6, wherein the one or more transistors are formed using Al metallization.

10. The process of claim 6, wherein the sacrificial and structural layers are deposited onto the substrate at a temperature of about 550°C or less.
11. The process of claim 6, wherein the one or more transistors are formed without metallization before the sacrificial and structural layers are deposited onto the substrate; and further comprising metallizing the transistors after the sacrificial and structural layers are deposited onto the substrate.
12. The process of claim 6, wherein the one or more transistors are MOS transistors.
13. The process of claim 6, wherein the one or more transistors are bipolar transistors.
14. The process of claim 1 or claim 6, wherein the sacrificial layer is removed by exposure to a solution comprising hydrogen peroxide, ammonium hydroxide, and water.
15. The process of claim 1 or claim 6, wherein the sacrificial layer is removed by exposure to a solution comprising hydrogen peroxide.
16. The process of claim 1, wherein the germanium concentration of the structural layer varies through its depth.
17. The process of claim 16, further comprising removing portions of the structural layer to achieve a desired three-dimensional shape.
18. The process of claim 1, further comprising incorporating the system into an optical device.
19. A process for forming a micro-electromechanical system, comprising:  
depositing onto a substrate a sacrificial layer of silicon oxide;  
depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$ ,  
at a temperature of about 650°C or less; and

removing at least a portion of the sacrificial layer.

20. The process of claim 19, wherein the sacrificial layer and the structural layer are deposited at a temperature of about 550°C or less.

21. The process of claim 19, wherein the sacrificial layer is completely removed.

22. The process of claim 19, further comprising forming one or more transistors on the substrate.

23. The process of claim 22, wherein the one or more transistors are formed before the sacrificial and structural layers are deposited onto the substrate.

24. The process of claim 22, wherein the one or more transistors are formed using Cu metallization.

25. The process of claim 22, wherein the one or more transistors are formed using Al metallization.

26. The process of claim 22, wherein the sacrificial and structural layers are deposited onto the substrate at a temperature of about 550°C or less.

27. The process of claim 22, wherein the one or more transistors are formed without metallization before the sacrificial and structural layers are deposited onto the substrate; and further comprising metallizing the transistors after the sacrificial and structural layers are deposited onto the substrate.

28. The process of claim 22, wherein the one or more transistors are MOS transistors.

29. The process of claim 22, wherein the one or more transistors are bipolar transistors.

30. The process of claim 19, wherein the sacrificial layer is removed by exposure to a solution comprising HF.



31. The process of claim 22, wherein the sacrificial layer is removed by exposure to a solution comprising HF.

32. The process of claim 31, further comprising depositing amorphous silicon onto the substrate before the sacrificial layer is exposed to HF.

5 33. The process of claim 32, wherein two or more separate layers of amorphous silicon are deposited onto the substrate before the sacrificial layer is exposed to HF.

34. The process of claim 19, wherein the germanium concentration of the structural layer varies through its depth.

10 35. The process of claim 34, further comprising removing portions of the structural layer to achieve a desired three-dimensional shape.

36. The process of claim 19, further comprising incorporating the system into an optical device.

37. A micro-electromechanical system, comprising:

15 a substrate;

one or more structural layers of  $\text{Si}_{1-x}\text{Ge}_x$ , formed on the substrate, where  $0 < x \leq 1$ ;

and

one or more transistors formed on the substrate.

38. The micro-electromechanical system of claim 37, wherein the substrate is  
20 a silicon substrate.

39. The micro-electromechanical system of claim 37, wherein the substrate is a glass substrate.

40. The micro-electromechanical system of claim 37, further comprising at least portions of one or more sacrificial layers of silicon-germanium formed under

respective structural layers, where the germanium content of the one or more sacrificial layers is greater than the germanium content of the respective structural layers.

41. The micro-electromechanical system of claim 37, further comprising at least portions of one or more sacrificial layers of silicon oxide formed under respective structural layers:

42. The micro-electromechanical system of claim 37, wherein the one or more transistors are MOS transistors.

43. The micro-electromechanical system of claim 37, wherein the one or more transistors are bipolar transistors.

44. The micro-electromechanical system of claim 37, wherein the germanium concentration of at least one structural layer varies through its depth.

45. The micro-electromechanical system of claim 44, wherein the at least one structural layer has a desired three-dimensional shape.

46. The micro-electromechanical system of claim 37, incorporated into an optical device.

47. The micro-electromechanical system of claim 37, wherein the one or more structural layers form a resonator.

48. The micro-electromechanical system of claim 37, wherein the one or more structural layers are deposited above the one or more transistors.

49. The micro-electromechanical system of claim 48, wherein the one or more structural layers are deposited onto an upper level of a metal interconnect of the one or more transistors.

50. The micro-electromechanical system of claim 49, wherein the one or more structural layers form a ground plane which is electrically connected to the upper level of the metal interconnect.

51. A process for forming a micro-electromechanical system, comprising:

depositing onto a substrate a sacrificial layer of polycrystalline germanium;

depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ ,

5 where  $0 < x < 1$  at a temperature of about  $650^\circ\text{C}$  or less; and

removing at least a portion of the sacrificial layer.

52. The process of claim 51, further including forming one or more transistors on the substrate.

53. The process of claim 52, wherein the one or more transistors are formed  
10 before the sacrificial and structural layers are deposited onto the substrate.



54. The process of claim 53, wherein the sacrificial and structural layers are deposited above the one or more transistors.

55. The process of claim 53, wherein the structural layer is deposited onto an upper level of a metal interconnect of the one or more transistors.

15 56. The process of claim 51 wherein the structural layer forms a ground plane.

57. A process for forming a micro-electromechanical system, comprising:  
depositing onto a substrate a ground plane layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0.8 > x > 0.6$ ;  
depositing onto the ground plane layer a sacrificial layer;  
20 depositing onto the sacrificial layer a structural layer of  $\text{Si}_{1-x}\text{Ge}_x$ , where  $0 < x \leq 1$  at a temperature of about  $650^\circ\text{C}$  or less; and  
removing at least a portion of the sacrificial layer.

1 / 9

**FIG. 1A****FIG. 1B**

SUBSTITUTE SHEET (RULE 26)




FIG. 2






FIG. 3



**FIG. 4**



**FIG. 5**




FIG. 6






FIG. 7





**FIG. 8**



**FIG. 9**







8 / 9






FIG. 14

SUBSTITUTE SHEET (RULE 26)

9 / 9



# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/00964

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 31/0312; H01L 29/73; H01L 08/227; C25D 5/02

US CL : 205/118; 257/183; 257/119; 438/94; 438/752

According to International Patent Classification (IPC), or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 205/118; 257/183; 257/119; 438/94; 438/752

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Journal of Microelectromechanical Systems

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

DIALOG

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	Sedky et al., Structural and Mechanical Properties of Polycrystalline Silicon Germanium for Micromachining Applications, December 1998, Vol. 7, No. 4, pages 365-372.	1-36 & 51-57
Y	US 5,190,637 A (Guckel) 02 March 1993 (02.03.1993), FIG. 15	1-36 & 51-57
A	US 5,440,152 A (Yamazaki) 08 August 1995 (08.08.1995), FIG. 8, col. 9, lines 14-44.	1-36 & 51-57
A, E	US 6,064,081 A (Robinson et al.) 16 May 2000 (16.05.2000), FIG. 15	1, 19 & 51

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" Document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" Document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

16 JUNE 2000

Date of mailing of the international search report

25 JUL 2000

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

WILLIAM DAVID COLEMAN

Telephone No. (703) 305-0004

Form PCT/ISA/210 (second sheet) (July 1998)\*

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/00964

## Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)

This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☐ Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

## Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Please See Extra Sheet.

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☒ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims: it is covered by claims Nos. 1-36 & 51-57

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest.  
☐ No protest accompanied the payment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet(1)) (July 1998)★

# INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US00/00964

## BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING

This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be searched, the appropriate additional search fees must be paid.

Group I. claim(s) 1-36 AND 51-57, drawn to METHOD OF MANUFACTURE A SEMICONDUCTOR.

Group II. claim(s) 37-50, drawn to SEMICONDUCTOR DEVICE.

The inventions listed as Groups I, CLAIMS 1-37 AND 51-57 do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: Claims 1-36 and 51-57 are to a process and claims 37-50 are to a semiconductor device. The method of manufacturing requires a sacrificial silicon germanium layer while the device does not require a sacrificial layer.

The Examiner called the Attorney to offer the opportunity to pay the additional fees. The Attorney elected not to pay the additional fees.

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**